金莲直播 VC Verification IP for MIPI Display Bus Interface (DBI2) provides a comprehensive set of protocol, methodology, verification and productivity features, enabling users to achieve accelerated verification closure of DBI Host and DBI Device. 金莲直播 VC VIP, based on its next-generation architecture and implemented in native SystemVerilog and UVM, offers native performance, ease of use and advanced debugging solutions. VC VIP can be integrated, configured and customized with minimal effort and time. Testbench development is accelerated with the assistance of built-in verification plans, functional coverage, example tests and comprehensive collection of sequences.
Please complete the following form then click 'continue >>' to complete the download. Note: By registering, you acknowledge and agree to the terms of the 金莲直播 Privacy Policy.