
a crossfunctional tearto satisfite disign for test (Derequireemts on a challenging only a system cho (SoC) project it was arster the cholet and four high Banith the form (B) (Mondles. & Cophete chall Determand successfully shoped he product on schedle, at the target data rate, and the ut any pract on logic the size. "

~Shinichiro Ikeda, Senior Principal Engineer, Socionext Inc.

socionext

Challenges

Project Overview



		Test Flow	Test Item	WТ	FT	DA
	(a)	Master Die Test	Master Die Test (including other IPs)			-
			Master die logic scan test (including PHY IP)			-
SLM SHS IP	(b)	HBM PHY IP Test	Analog parts test (PLL and DLL test)			-
			At speed loop back test			-
	(c)	HBI Connection Test and Repair	HBI connection test and lane repair between SoC and HBM	-		-
SLM SMS ext-RAM IP	(d)	HBM DRAM Test	HBM test via DFT circuit in SoC	-		-
	(e)	HBM DA Test	Fault analysis by HBM vendor via DA port	_	-	
(a) (b) Master Die HBM PHY P PHP PHP Interface IEEE 1500	ATE Teste	r Test Bus	HBM DRAM PHY C DA Port			